Abstract-In a macroscopic approach, a single-chip cortical patch is designed based on the model of a bifurcating neuron. In this paper, the monolithic design of the bifurcating neuron is presented. The dynamic element is able to generate an arbitrary one-dimensional map with 12-bit resolution. The CMOS design / employs a calibration scheme to maintain robustness against process variations. The element is fabricated in a 0.6,tm CMOS process, and is driven under signals with lMHz frequency. It covers a die has an area of 0.2mm2, and consumes 40mW power, with a 5V supply.
I. INTRODUCTION Artificial neural models have traditionally been developed
. Functional diagram of a cortical patch to model the behavior of biological neural nets consisting of individual interacting neurons. These microscopic approaches T have made noteworthy contributions in fields, such as vision, auditory systems, associative memory and pattern recognition. However, there is evidence that the main processing unit for higher-level processing in the brain is not the individual neuron Vm(t) but a population of interacting neurons forming a cortical column (CC), and that a CC has emergent properties that Vr can be modeled by a one-dimensional nonlinear map. Based on this hypothesis, a mathematical theory of a network for a Fig. 2 . The dynamics of integrate and fire neuron model cortical patch has been proposed in [1] . Inside the network, a group of nonlinear dynamic elements, or bifurcating neurons (BN), interact through nonlinear connections, as depicted in with reasonable large size. Through multi-chip scaling, a large Fig. 1 . The element is designed in such a way that its corticonic network with complex dynamic properties can be individual dynamics conforms to or is similiar to that of a easily obtained. CC.
In (5) corticonic networks iS the logistic map. The logistic map can be generated under modulation by a quadratic waveform, as While for the logistic map, the waveforms are given by Eqn. shown in Eqn. 2. 6-7.
By numerical simulation, the bifurcation diagram of the -Ct VT +V 7 IRON can be obtained. The sine circle map is plotted in Fig. 4 , Hence, the rest potential generation (RPG) circuit includes where X is the state variable and ,u is the bifurcation parameter. a multiplier and an adder. The block diagram of the module is shown in Fig. 6 . The expression of the rest potential is shown in Eqn. 8.
The IRON is designed in a 0.6,um CMOS process. The block -srm
diagram of the IRON circuit is shown in Fig. 5 . The membrane
The bifurcation diagram of the IRON is sensitive to the potential is obtained by charging a capacitor with a constant waveform of the rest potential. The harmonic distortion of current source. Once the membrane potential reaches above the the analog multiplier deteriorates for large signal swings.
threshold voltage, the output of the comparator switches the Therefore, cascading stages are used to reduce the distortion polarity, which causes the pulse generation module to output level. Relatively small signals are used in the multiplier. a pulse with constant width. This pulse causes the capacitor Amplifier A1 in Fig. 6 is a buffer stage to drive the next Cr to discharge to the rest potential. At the same time, the amplification stage, and A2 amplifies the signal five times, sample/hold module samples a regular timing signal to obtain with the addition of signal g ocl(t).
the phase of the firing moment. When the pulse ends, the into the rest potential. However, with the reference current calibration technique, the OPAMP offsets can be compensated. Fig. 9 . The feedback loop in voltage multiplier B. Multiplier variations in both PMOSs, the output resistance can change
The analog multiplier in the RPG circuit is shown in Fig. significantly in a nonlinear fashion. One could suggest to 7. It includes two cross-connected Gilbert cells, MI-M4 and increase the OPAMP gain or to keep the PMOSs deep into M5-M8. Without considering the OPAMP offset, the OPAMP the saturation region to alleviate the distortion. However, both forces the currents in the two braches of the PMOS current methods would damage the stability of the multiplier. Under mirror identical, which gives the current equation of Eqn. 9. normal OPAMP gain and normal output resistance of the ki (utp1 -un) (V7w (t) -Vb) = k5 (u1tpr -nr,)(VwII (t) -Vb) (9) PMOSs, the nonlinear distortion increases dramatically with the signal swing range. Where k1 and k5 are transistor related constants. If the two The voltage multiplier in Fig. 7 is susceptible to instability.
Gilbert cells match, the two constants would be the same, in The equivalent feedback loop is shown in Fig. 9 Fig. 10 . Normally, The OPAMP will introduce offset into the multiplier, which the comp input (from the comparator) is low what causes the generates current difference between the two current mirror NOR gate to be high and the capacitor Cp to be discharged.
branches. We assume a fixed output resistence for the PMOS When Vm reaches Vt (Fig. 5) , the comparator goes high, transistors. Following the same method for the ideal multiplier, making the NOR gate to go low. The capacitor Cp will then the output signal for OPAMP's fixed offset can be derived pull the iput of the inverter low causing the output to go high. as shown in Eqn. 12. Only an offset is added at the bias The capacitor charges up causing the inverter output to go low voltage, which will be compensated during the reference again. This completes the generation of one pulse. current calibration. For the variable offset, as shown in Fig. Because the pulse from the inverter controls also the charg-8, the voltage offset on the PMOS's is given in Eqn. 13. The ing process of the IRON, using this pulse can end the charging output signal can be derived to be Eqn. 14. As a result, the process of Cp prematurely. This would generate pulses of value of At would be changed from its ideal value. But, the different widths, which introduces noise into the bifurcation signal is kept free of distortion. Fig. 12 . Its input map of interest, sine-circle map, in high-resolution.
is a build-up timing signal. Once IRON initiates a pulse, it completes the sampling during the pulse. Hence, the settling
